This paper presents a detailed analysis of circuit operation under ZVS and NON-ZVS conditions in a full-bridge high-frequency phase-shift control series resonant MOSFET inverter with the load of induction heating. Various modes of circuit operation both under ZVS and NON-ZVS conditions are first analyzed in details. The voltage and current equations of these circuits are then obtained and used for calculation of the waveforms by MATLAB program. The calculated results can lead to the consideration of various circuit parameters that determine ZVS or NON-ZVS operating conditions. The theoretical results are also verified by experimental ones, using a prototype test set rated at 3 kW.
In the full-bridge phase-shift resonant inverter of Fig. 1 where MOSFET is used as a switching device, there is a small value of capacitance C oss existing between drain-source of the MOSFET. This is not generally taken into consideration in terms of its effect on the circuit operation because the inverter is operated over resonant frequency and the device switches correctly at zero voltage switching (ZVS) and there is not any damage caused to the switching device under this operating frequency, but in case that the inverter frequency approaches resonant frequency in order to obtain maximum power or in case that phase-shift control is applied to the inverter in order to reduce the output power to the required level, the value of C oss must be taken into consideration; otherwise the device may switches incorrectly at non-zero voltage switching (NON-ZVS) and can cause breakdown to the device.
So, the main target for this research work is to analyze the circuit operation of the full-bridge phase-shift resonant inverter with a load of induction heating, taking C oss into consideration in order to obtain clearly all the voltage and current waveforms in the circuit. These calculated waveforms can be further used to determine the region of circuit operation which can be divided by a borderline into two regions of safety (ZVS) and unsafety (NON-ZVS). For the case of ZVS, the circuit operation over one cycle of output voltage can be divided into 10 modes (Modes 1 2 3 4 5 and 1 2 3 4 5 ) as shown by output voltage and current waveforms in Fig. 2 . Similarly, for the case of NON-ZVS, the circuit operation over one cycle can also be divided into another 10 modes (Modes 2 3 4 5 6 and 2 3 4 5 6 ) as shown by output voltage and current waveforms in Fig. 3 .
Without modes in ZVS and 1 1 modes 6 6 in NON-ZVS operations, the two cases of ZVS and NON-ZVS circuit operations become identical with exactly the same circuit operation of 8 modes (Modes 2 3 4 5 and 2 3 4 5 ) as shown by output voltage and current waveforms in Fig. 4 . This is referred to as critical ZVS operation in this paper and corresponds to the borderline mentioned above. There will be a certain borderline between ZVS and NON-ZVS circuit operation regions under a constant work-piece temperature. This paper also proposes a method to find out the borderline by calculating the critical value of some parameters where the following four parameters will be in our interest: (1) critical switching frequency ( f s,c ), (2) critical load peak current (I pk,c ), (3) critical phase-lag (θ 1,c ) and (4) critical front-edge charging time (T CF,C ). Fig. 5 shows one kind of the variations of these four parameters at temperatures 100
• C and 400
• C, where critical switching frequency, f s,c vs. phase-shift, φ is plotted in two curves of simulation and experimental results for verification and comparison purposes. From this figure, it is obvious that the borderline can clearly divide the circuit operation into two regions of ZVS and NON-ZVS and that under a constant temperature of work-piece at 100
• C or 400
• C, there must be a slight increase of critical switching frequency with the increase of phase-shift in the range of 10
• ∼ 80 • ; otherwise the circuit • C operation will be driven into the region of NON-ZVS and consequently the breakdown will be caused to the device. In this paper, we also determine the effect of temperature of work-piece on the borderline by simulation and experiment at three constant values of temperature (100 • C, 250
• C) and it comes out that there is only a slight displacement effect on the borderline as shown in Figs. 5(a) and 5(b).
In conclusion , the circuit mode analysis proposed in this paper can be confirmed to be correct by MATLAB simulation with experimental verification. This can lead further to the calculation of borderlines of some parameters that can be used to divide the circuit operation into two regions of ZVS and NON-ZVS. It can also be shown from the analysis results that these borderlines can be hardly affected by the temperature change of work-piece in the range of 100
• C ∼ 400 • C.
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Introduction
In the single-phase full-bridge inverter circuit using MOS-FET power switching device with a load of induction heating, one important problem encountered in the circuit is when the inverter is operated with phase-shift control since the switching frequency f s must be always slightly increased with the increase of phase-shift in order to maintain the inverter to operate under Zero Voltage Switching, ZVS condition (1) (2) which is regarded as an important necessary operating condition. The main reason for this is generally understood that the output capacitor C oss in the switching power MOSFET (2) (3) must be controlled to entirely discharge itself before the next coming turn-on (2) , but the detailed analysis to explain the internal operating mechanism of the circuit both theoretically and experimentally is still kept unreported. This is a very interesting problem and is taken as our research topic in this paper. In order to solve this problem, the single-phase fullbridge series resonant inverter with a load of induction heating has been developed in our laboratory as shown in Fig. 1 , in which when the inverter is operated with powering mode of circuit operation as shown in Fig. 2 , each pair of switches S 1 -S 2 and S 2 -S 1 normally turns on and off alternately in order to generate AC step-wave output voltage. In this case, if each power switching device is MOSFET as used in this paper, the output capacitors C oss which exist actually between drainsource of the device and is equal to 870 × 2 pF for a parallel connection of two pieces of IRFP460 must be also taken into consideration. For clarity of waveform investigation during charge transfer (Modes 3 , 5 and 3 , 5 in Fig. 2 ), C 1 , C 1 , C 2 , C 2 each of which is equal in value, is made equal to C oss + 2200 pF and is given as drain-source capacitance: C ds . By principle, the capacitors C 2 and C 1 as shown in Fig. 2 Therefore, how can the charges in the capacitor pair C 2 -C 1 transfer to the other remaining pair of capacitors C 1 -C 2 or vice versa still remains as a main point of problem that waits for an analysis method to solve. One such method to solve this problem has been already presented clearly in this paper both theoretically and experimentally in the following sections. 
Voltage and Current Equations in Each Mode of Circuit Operation
From these modes of circuit operation and by second order differential equations, various equations of output current i o and output voltage u o can also be obtained in two cases. One is for the operating condition of ZVS (Equations (1), (2), (3), (4), (5), (1 ), (2 ), (3 ), (4 ) and (5 )) and the other case is for the operating condition of NON-ZVS (Equations (2), (3), (4), (5), (6), (2 ), (3 ), (4 ), (5 ) and (6 )). 
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Calculated and Experimental Waveforms
Using the above equations and by MATLAB program, all voltages and currents in various parts of the circuit can be solved and presented in various waveforms as shown in Figs. 4 and 5(a) for the case of ZVS operating condition with the theoretical output voltage and current waveforms of Fig. 5(a) verified by experimental results of Fig. 5(b) . In the same way, the similar waveforms as shown in Figs. 6 and 7(a) for the case of NON-ZVS operating condition can also be obtained with the theoretical output voltage and current waveforms of Fig. 7(a) verified by experimental results of Fig. 7(b) . Again, by using the same method, the theoretical and experimental output voltage and current waveforms for the case of small peak load current I pk with a large increase of phase-shift φ can also be obtained as shown in Fig. 8(a) and (b) for verification purpose which is also the case for NON-ZVS circuit 
Detailed Considerations of ZVS, NON-ZVS and Critical ZVS
From the good understanding of modes of circuit operation described in Section 2, the next step concerning the details of ZVS, NON-ZVS and critical ZVS operating conditions at the front and tailing edges of output step voltage can also be understood as shown in the following details.
For the front edge of positive half-cycle of voltage v o as shown in Fig. 9 , the charges in branch 1 are transferred downward from capacitor C 1 to C 1 with three possible operating conditions: (1) ZVS, (2) Critical ZVS and (3) NON-ZVS. For the front edge of negative half-cycle of voltage v o , the charge transfer situation in the same branch is the same but only the direction is reversed upward from C 1 to C 1 .
For the tailing edge of positive half-cycle of voltage v o , the charges in branch 2 are transferred downward from capacitor C 2 to C 2 with only one possible operating condition: (1) ZVS. For the tailing edge of negative half-cycle of voltage v o the charges transfer situation in the same branch is the same but only the direction is reversed upward from C 2 to C 2 . The more details are also described in the following four sections. Fig. 10 shows the complete charge-discharge or the successful transfer of charge from capacitors C 1 to C 1 , which occurs in the first branch of the inverter under ZVS operating condition. This transfer of charge occurs at the front edge of the negative half-cycle of output voltage v o and corresponds to Mode 5 of the circuit operation of Fig. 3 . This implies that switch S 1 when operated in powering mode can turn on safely with the voltage v C 1 across it equal to zero (ZVS). Fig. 10 also shows the successful transfer of charge from C 1 to C 1 for the Fig. 3 . Similarly, this implies that switch S 1 when operated in powering mode can turn on safely with the voltage v C 1 across it equal to zero (ZVS). Fig. 11 shows the incomplete charge-discharge or the unsuccessful transfer of charge from capacitors C 1 to C 1 , which occurs in the first branch of the inverter under Fig. 3 . Similarly, this implies that switch S 1 can not turn on safely with the voltage v C 1 across it not equal to zero (NON-ZVS). Fig. 12 shows the complete charge-discharge or the successful transfer of charge from capacitors C 2 to C 2 in the second branch of the inverter under ZVS operating condition. This transfer of charge occurs at the tailing edge of the positive half-cycle of output voltage v o and corresponds to Mode 3 of the circuit operation of Fig. 3 . Fig. 12 also shows the successful transfer of charge from C 2 to C 2 for the next ZVS turn-on of switch S 2 . This transfer of charge occurs at the tailing edge of the negative half-cycle of output voltage v o and corresponds to Mode 3 of the circuit operation of Fig. 3 . The circuit operation under NON-ZVS condition does not exist in this case because the charge-discharge of the second branch capacitors occurs around the peak position of sinusoidal half load current i o /2, which has higher charge-discharge current value when compared to that of lower charge-discharge 3.4 Critical ZVS Operation at the Front Edge of Voltage u o Fig. 13 shows the charge-discharge of capacitor C 1 and C 1 in the first branch of the inverter under critical ZVS operating condition. The circuit operation in this case is the same as in case of ZVS in Section 3.1 except that the transfer of charge in this case is made completely at exactly the ends of positive and negative half-cycles of sinusoidal half load current i o /2.
ZVS Operation at the Front Edge of Voltage u o
NON-ZVS Operation at the Front Edge of Voltage u o
ZVS Operation at the Tailing Edge of Voltage u o
Calculated and Measured Characteristics of the Four Circuit Parameters vs. Phase-Shift under Critical ZVS Operating Condition
As described in the previous section, the circuit operation of inverter with MOSFET drain-source capacitance: C ds can be divided into three different operating conditions; that is, ZVS, critical ZVS and NON-ZVS. In fact, critical ZVS is the borderline that is located between ZVS and NON-ZVS.
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So, the operating areas of ZVS and NON-ZVS during change of phase-shift can be determined by calculation of the four critical values of switching frequency f s,c , load peak current I pk,c , fundamental phase-lag θ 1,c and front-edge charging time T CF,C , using the critical output voltage and current waveforms of Fig. 13 ; where the definitions of these critical parameters are as expressed by waveforms in Fig. 14 . From the waveforms of Fig. 13 , the critical charging time T CF,C for C 1 or C 1 can be obtained using Equation (7).
All the parameters in Equation (7) can be determined by calculation using all the equations in Section 2. • C. It is obvious that when phase-shift φ is increased, the critical switching frequency f s,c must be slightly increased in order to maintain the circuit to operate under critical ZVS operating condition. This results in a decrease of critical load peak In the same figures, it is also understood that if any of these four critical parameters is changed away from its critical operating value, the inverter circuit will be driven into any of ZVS or NON-ZVS operating conditions as shown by the regions of ZVS and NON-ZVS in the figures. One more family of characteristic curves (right) is also obtained at different workpiece temperatures of 400 • C. It can be understood that increase of work-piece temperature from 100
• C∼400
• C results in gradual decreases of critical switching frequency f s,c and critical load peak current I pk,c , but gradual increases of critical fundamental phase-lag θ 1,c and critical charging time T CF,C . This is because the load equivalent resistance R and inductance L considered from the primary side of the output transformer change gradually in the temperature range from 100
• C. The equivalent resistance R and inductance L at any work-piece temperature T and phase-shift φ can be calculated from the parameters V o1 , I o1 , θ 1,c and f s,c , using Equations (8), (9), with these parameters defined as shown by waveforms in Fig. 14, and they can be determined from the experimental output waveforms v o , i o with their fundamental values V o1 I o1 , θ 1,c obtained from Fourier analysis. By this method, the calculated values of equivalent R and L at workpiece temperatures 100
• C, 400
• C and phase-shifts 10
• can be obtained as shown in Table 1 (uper part) . Substituting these calculated values into Equations (1)∼(6) and (1 )∼(6 ), the calculated waveforms under critical ZVS condition can be obtained as shown in Fig. 15(a), (b) , (c), using MATLAB program; and consequently, the four critical parameters f s,c , I pk,c , θ 1,c , T CF,C can be determined and the results are obtained as shown in Table 1 (lower part) and plotted as curves in Figs. 16∼19.
Conclusion
The circuit operation of phase-shift inverter under ZVS and NON-ZVS operating conditions for induction heating has been already presented both theoretically and experimentally. There are three main important points to be concluded here as follows:
1. There are two possibilities for the phase-shift controlled inverter circuit to operate under ZVS or NON-ZVS conditions which can be determined by the four critical circuit parameters; that is, for the inverter circuit to be operated under ZVS condition, load peak current I pk , switching frequency f s and fundamental output voltage-current phase-lag θ 1 must be greater than their critical values, while the fully charging time of the inverter branch capacitor must be smaller than its critical value.
2. For output power reduction, increase of phase-shift without slight increase of switching frequency results in the switching frequency f s and fundamental output voltagecurrent phase-lag θ 1 to be less than their critical values f s,c and θ 1,c respectively; which results in NON-ZVS operating condition. This is due to the recharge of capacitor reversecurrent which follows immediately after its unsuccessful discharge.
3. For a great reduction of output power with large increase of phase-shift, the load current in this case becomes insufficient for an entire discharge of the inverter branch capacitor. Thus, the critical values of these parameters and consequently ZVS operating condition can not be obtained.
( 
